


**FIGURE 1A  
(PRIOR ART)**



**FIGURE 1B**

106




FIGURE 1C

200





FIGURE 2


WIRE TYPE	MEANING	FIXED OR ADJUSTABLE
302 (S)wire	STANDARD CEL	FIXED
304 Fwire	FPGA	FIXED
306 sFwire	TOOL REPARTITION REQUEST: FPGA → STD CELL	ADJUSTABLE
308 fFwire	TOOL REPARTITION REQUEST: STD CELL → FPGA	ADJUSTABLE
310 Sfwire	<b>STANDARD CELL, ACCEPTED BY DESIGNER</b>	ADJUSTABLE
312 Fswire	FPGA, ACCEPTED BY DESIGNER	ADJUSTABLE

FIGURE 3

EXAMPLE VERILOG

```
module MyDesign (CNTL1, CNTL2, INBUS, CNTL3,
OUTBUS);
input Fswire CNTL1, CNTL2;
input Fswire [7:0] INBUS;
input Sfwire CNTL3;
Sfwire NODE1;
Fswire NODE2, NODE3;
output Sfwire [7:0] OUTBUS;
```

FIGURE 4A


EXAMPLE VERILOG

```

module MyDesign (CNTL1, CNTL2, INBUS, CNTL3,
                OUTBUS);
    input Fswire CNTL1, CNTL2;
    input Fswire [7:0] INBUS;
    input fSwire CNTL3;
    fSwire NODE1;
    Fswire NODE2, NODE3;
    output Sfwire [7:0] OUTBUS;
  
```

FIGURE 4B

5/8

EXAMPLE VERILOG

```
module MyDesign (CNTL1,CNTL2, INBUS, CNTL3,
OUTBUS);
input Fswire CNTL1, CNTL2;
input Fswire [7:0] INBUS;
input Fswire CNTL3;
Fswire NODE1;
Fswire NODE2, NODE3;
output Swire [7:0] OUTBUS;
```

FIGURE 4C

OPTIONS FOR PARTITIONING A STANDARD CELL WIRE




FIGURE 5A

OPTIONS FOR PARTITIONING A STANDARD CELL WIRE





FIGURE 5B



**FIGURE 6**

8/8




FIGURE 7A




FIGURE 7B